Abstract-The role of the inversion-layer centroid in a double-gate metal-oxide-semiconductor field-effect-transistor (DGMOSFET) has been investigated. The expression obtained for the inversion charge is similar to that found in conventional MOSFET's, with the inversion-charge centroid playing an identical role. The quantitative value of this magnitude has been analyzed in volume-inversion transistors and compared with the value obtained in conventional MOSFETs. The minority-carrier distribution has been found to be even closer to the interfaces in volume-inversion transistors with very thin films, and therefore, some of the advantages assumed for these devices are ungrounded. Finally, the overall advantages and disadvantages of double-gate MOSFET's over their conventional counterparts are discussed.
I. INTRODUCTION

D
OUBLE-GATE MOSFET's (DGMOSFET's) [1] , [2] and related structures, such as gate-all-around transistors (GAA) [3] , have been proposed as a serious alternative to the state-of-the-art standard bulk MOSFET's. Many of the performance improvements attributed to these devices [4] , [5] have been well proven, such as those characteristics shared with fully-depleted silicon-on-insulator (SOI) transistors of any kind: high subthreshold slope, reduced junction capacitances, improved isolation, and radiation hardness. Furthermore, they offer their own advantages, as the possibility of obtaining an extremely short gate length due to the screening effect of the bottom gate [6] - [8] , and an approximately double inversion-charge density, due to the two channels, which allows the transistor width to be reduced by half, thus increasing the integration level. The lower channel length can also provide transport advantages if it translates into noticeable velocity overshoot. Nevertheless, the electron confinement also causes some disadvantages: 1) the low thermal-conductivity of the silicon dioxide can produce selfheating along the channel, thus increasing phonon scattering [9] ; 2) the parasitic series resistance increases; 3) the very confinement of the electrons in the spatial coordinate leads to a lower localization in momentum space and, therefore, increased phonon scattering [10] - [12] .
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There are other assumed advantages that are not totally clear, or that at the least require further research. Among these features are some of those attributed to the volume-inversion regime that have been controversial in the past, with questions raised regarding the differences and similitudes between DGMOSFET's and conventional bulk MOSFET's [4] , [13] , [14] . When the active silicon layer is thin enough, the electron concentration in the channel peaks in the middle, and is said to be far from the interfaces, thus leading to reduced scattering due to charged centers in the oxide layers and in their interface with silicon, and less influence of surface roughness [4] . Moreover, as all the silicon layer is able to carry is current, the current capability of these devices is said to be greater than the current capability of standard bulk MOSFET's of double width. In order to assess the true advantages of DGMOSFET's for the microelectronic technology of the near future, these features must be analyzed in detail by comparing the transistors with their conventional counterparts. To make a realistic comparison, however, transistors with equivalent performance must be chosen.
To study the electric current in a field-effect-transistor, two magnitudes must be taken into account: 1) the charge density in the channel and 2) the carrier velocity along it. The purpose of this paper is to analyze the charge distribution in a symmetric DGMOSFET with an extremely thin silicon film and to compare it to a high-performance bulk MOSFET, so that we deal with the first magnitude. Nevertheless, as the charge-distribution shape has direct consequences on the second magnitude, as it affects the scattering rates, some consequences on carrier transport are discussed.
II. THE INVERSION-LAYER CENTROID
The inversion-layer centroid in standard bulk MOSFET's is defined as the average penetration of the inversion-charge distribution into the silicon, and can be calculated as [15] (1) where is the electron concentration and is chosen at the back contact or at a point within the substrate neutral region, far enough from the oxide-silicon interface. Some of the authors have discussed the effects of this average penetration in standard MOSFET's in detail [16] . However, in the case of a symmetric DGMOSFET (with the two gates of the same material and the 0018-9383/00$10.00 © 2000 IEEE same bias voltage applied to them), if we integrate in the entire silicon layer, the inversion-layer centroid would be placed right in the middle of the silicon film, due to the symmetry of the inversion-charge distribution. A definition that can provide more information than this obvious result arises if we integrate to only half of the silicon film [17] ( 2) where is the silicon layer thickness, is the modulus of the electron charge, is the modulus of the inversion charge per unit area, and the origin of the coordinate is placed at the top interface, as shown in Fig. 1 .
In general, a useful definition requires integrating from the interface to a point at which the electric field is zero (which is the case in the two expressions considered above) for the following reason: If the one-dimensional (1-D) Poisson's equation is written as (3) where is the electric potential, and are the majority-carrier and the acceptor-impurity concentrations, respectively, and is the silicon permittivity, the left-hand side vanishes when we integrate from the interface (at ) to this zero-field point. If the majority-carrier concentration is neglected, is assumed to be constant, and we term the surface and central potentials (i.e., the points and and , respectively (see Fig. 1 ), the results of this integration are as follows: (4) where is the modulus of the depletion charge per unit area and . Another equation for the surface potential can be deduced from the band curvature, proceeding as in a standard bulk MOSFET. If the potential origin is placed at the potential that we would have in the neutral region of a very wide transistor, far from the interface, the result is (5) where voltage applied to the gates; difference of the workfunctions in the gate and the silicon; voltage drop in the oxide films. We have assumed no charge within the oxide or in the interface, for simplicity.
A further relationship is obtained by applying Gauss' law with a surface surrounding half of the silicon film (6) where and are the values of the electric field at the oxidesilicon interface, on the silicon and oxide sides, respectively, is the oxide permittivity, and is the oxide thickness. By combining (4)- (6), the inversion-charge density can be related to the gate voltage and the central potential as follows: (7) with (8) where is the oxide capacitance. As no simplified assumption has been made until now, (7) is accurate in all the inversion regions (weak, moderate and strong), provided that accurate values are used for the central potential, , and the inversion-layer centroid, . An advantage of using the central potential, , is that the strong variation of the surface potential is included in the inversion-layer centroid. So, if we define a varying threshold voltage as (9) this expression is much less dependent on the gate voltage than the similar equation we would have obtained in terms of the surface potential. In particular, is almost constant in the stronginversion region, as is, and does not vary in a fully-depleted transistor. We term this constant value . Different expressions for the threshold voltage are given in [18] and [19] , obtained by particularizing to a definite point defined in different ways (a particular relationship between the inversion and depletion charges, or the maximum in the transconductance slope). Although the linearly-extrapolated threshold voltage might not be the best choice, we use (9) here just for the purpose of a fair comparison with conventional bulk MOSFET's. If we write (10) then at the strong-inversion limit can be interpreted as the linearly-extrapolated threshold voltage. Factor 2 multiplying takes into account the fact that we have two channels. It is worth noting that (10) is similar to that obtained for a standard bulk MOSFET (see [16, Eq. (13) ]). In that case, we obtained (11) with (12) The depletion potential and the depletion charge vary quite slowly in the strong-inversion region. So, plays in (11) an identical role to that played by in (9) . Therefore, regarding the current capability in the strong-inversion region, the behavior of a DGMOSFET and a standard bulk MOSFET are identical, with the exception of the multiplying factor 2 in the former (which can be compensated by doubling the width of the latter), and the possible different value of the inversion-layer centroid and its effects. We will show the quantitative significance of these facts below using numerical calculation.
III. NUMERICAL CALCULATION
To understand the similarities and differences between a DG-MOSFET and a standard bulk MOSFET, we have calculated the charge-concentration profile in both structures by self-consistently solving the Poisson and Schrödinger equations. Similar calculations have been carried out in the past [20] , and more recently [17] . The numerical procedure used here is identical to that described in [21] , and has successfully been used by some of the authors in a Monte Carlo simulator to compute the electron mobility including inversion-layer quantization [22] , [23] . We have chosen a DGMOSFET with nm and cm . Several silicon-layer thicknesses, from nm to nm, have been considered to analyze the effect of this parameter. As one of the advantages of the thin-film DG-MOSFET is the possibility of using a very low doping concentration, hence reducing Coulomb scattering, we have chosen a transistor with a lightly doped epitaxial layer (with cm and a thickness of 15 nm) on a highly doped substrate (with N cm ) to compare with a bulk MOSFET of comparable performance. The channel is therefore lodged in a region with a low impurity concentration while the depletion region width is limited by the high impurity concentration in the substrate, thus minimizing short-channel effects [24] , [25] . To make the comparison easy, the workfunction for the gate material in the DGMOSFET has been chosen so that the linearly-extrapolated threshold voltages are the same in both bulk and double-gate transistors. Maybe this is not a realistic assumption, but allows to perform a simple comparison by separating the effects of the charge distribution from those due to a different workfunction. The possibility of this separation is an advantage of using numerical simulation, as it would have been much difficult to achieve experimentally.
Finally, it is worth mentioning that all the existing models in the literature for simulating MOS transistors that take into account inversion-layer quantization combine the two-dimensional Poisson equation with the 1-D Schrödinger equation solved along different lines perpendicular to the channel, even if the channel is very short (see, for example, [25] - [27] ). Therefore, the results obtained in this paper for the electron distribution along one of these perpendicular lines applies to very short-channel transistors, as those corresponding to the narrow Si layers considered here, according to the scaling rules. (9) and (11) in the text.
IV. RESULTS
The minority-carrier concentration per unit area is shown in Fig. 2 , in linear and logarithmic scales. To ease the comparison, only half the minority-carrier density is considered for the DGMOSFET. In the logarithmic scale the difference in the subthreshold slope, which is one of the main advantages of the DGMOSFET, is apparent. The high slope achieved with these transistors reduces the leakage-off currents and allows the use of low supply voltages. In the linear scale a very small difference is observed once the threshold voltages have been matched. This similarity of behavior is a consequence of the close gate-voltage dependence of and . These magnitudes are shown in Fig. 3(a) as a function of the gate voltage minus the linearly-extrapolated threshold voltage, where an almost saturated value in strong inversion can be noticed for both of them. The gate-dependent threshold voltages defined in (9) and (11) are also plotted in Fig. 3(b) . These magnitudes are almost constant in the strong-inversion region, and are practically the same for the two types of transistors (once the workfunctions for the two gate materials are chosen as discussed above), thus reflecting the similarity in behavior emphasized in this paper. The possible difference between the two devices remains in the inversion-charge centroid, which directly affects the transconductance.
To understand the centroid behavior, a comparison between the value of this magnitude in the bulk MOSFET described above and in a DGMOSFET is depicted in Fig. 4 . We have compared with devices having 8 nm and 4 nm-thick silicon layers, respectively, so that the bulk MOSFET centroid is between the centroid values found for the two DGMOSFET's. Many of the features of volume-inversion transistors have been attributed to the fact that the distance of the electron distribution is greater in these transistors. Nevertheless, Fig. 4 shows that this is not true for very thin Si films, as the centroid value is always lower than , according to (2) . So, when is lower than the extent of the electron distribution in the standard bulk MOSFET, the second interface forces the centroid to be lower as well. This is more evident in Fig. 5 , in which the electron distribution as a function of the distance to the interface is depicted for the bulk MOSFET and three DGMOSFET's (with silicon film thicknesses of 30, 8, and 4 nm, respectively). In fact, only half the electron distribution is shown for the two narrowest transistors, as the symmetric DGMOSFET's can be split into two identical semitransistors in parallel, and the other half is closer to the other interface. This separation into two identical semitransistors is coherent with definition 2 and is very useful to understand the effect of the charge-distribution shape. Fig. 5 clearly shows that the electron distribution for the 4-nm film transistor is closer to the interface than the electron distribution for the bulk MOSFET.
The dependence of the inversion-charge centroid on the silicon-film thickness can be observed in Fig. 6 . For small inversion-charge concentrations, down to weak inversion, the carrier distribution peaks at the center of the silicon film and the centroid reach a saturation value, independent of the charge density, limited by the silicon-layer thickness (see Fig. 6(a), solid lines) . But for high inversion-charge concentrations (strong inversion), the carrier distribution is closer to the two interfaces and the centroid decreases as the inversion-charge increases. The thinner the silicon film the greater the extent of the flat region. The maximum value of the centroid is plotted as a function of the silicon-film thickness in Fig. 6(b) . These data can be reasonably approximated by a straight line, as shown. Using the equation of this straight line as the saturation value, and adding a dependence on the inversion-carrier concentration, we have found an expression that allows the inversion-layer centroid to be estimated for any silicon-film thickness in volume inversion. This expression is (13) A reasonable fit is shown in Fig. (6a) (dashed lines) , obtained with nm, , nm, cm and . Finally, it is worth showing the dependence on the thickness of the other parameter that influences the inversion-charge density according to (7) : the central potential. The value of this parameter in strong inversion as a function of the silicon-film thickness is shown in Fig. 7 . As the last term in (9) is negligible, provided is not too high, is an alternative parameter to control the threshold voltage, in addition to . An optimum design procedure must take into account all the effects of a modification in the silicon film thickness.
As a consequence of our results, volume inversion can be considered as an advantage of double-gate MOSFET's only if the inversion-layer centroid is not smaller than that found in standard bulk MOSFET's. This requires nm, approximately in the case considered here. If nm, then the electron distribution is closer to the interface in the case of the DGMOSFET than for a conventional MOSFET, thus increasing Coulomb scattering due to charged centers at the oxide and the oxide-silicon interface. This drawback adds to the other problems found in very narrow devices, as the selfheating, parasitic resistance, and the increase in phonon scattering. The only advantage of a very low centroid would be a somewhat higher transconductance, according to (8) . Although the design rules do not allow to increase the silicon-layer thickness over the value required to reduce the threshold-voltage roll-off, results presented here may be used to assess whether the advantages overcome the disadvantages in further reducing the channel length, when this forces us to use very narrow silicon layers. Equation (13) and the expressions provided in [16] are useful for this purpose.
V. CONCLUSION
The inversion-charge density in a double-gate MOSFET can be expressed in a similar way as for the conventional bulk MOSFET. The similar role of the inversion-charge centroid in the two transistors has also been discussed. We have shown that the quantitative value of the inversion-charge centroid can be higher in the DGMOSFET with relatively high silicon-film thickness (due to the lower doping level), but is lower in very thin silicon films. So, some of the previously assumed advantages of volume inversion based on a greater distance to the interfaces may be unrealistic. Results presented here may be of help to assess the true advantages in further reducing the channel length, when scaling rules for the double-gate MOSFET forces us to use very narrow silicon layers.
